Mixed-Signal CMOS for Wireline Communication: Transistor-Level and System-Level Design Considerations

Mixed-Signal CMOS for Wireline Communication: Transistor-Level and System-Level Design Considerations book cover

Mixed-Signal CMOS for Wireline Communication: Transistor-Level and System-Level Design Considerations

Author(s): Glenn Cowan (Author)

  • Publisher: Cambridge University Press
  • Publication Date: 12 Dec. 2024
  • Language: English
  • Print length: 458 pages
  • ISBN-10: 110849000X
  • ISBN-13: 9781108490009

Book Description

Get up to speed with the fundamentals of complementary metal oxide semiconductor (CMOS) for wireline communication with this practical introduction, from short-reach optical links to various electrical links. It presents practical coverage of the state of the art, equipping readers with all the tools needed to understand these circuits and then design their own. A comprehensive treatment of components, including details for front-end circuits, equalizers, oscillators, phase-locked loops and clock and data recovery systems, accompanies significant coverage of inverter-based circuits, preparing the reader for modern designs in nano-scale CMOS. Numerous inline examples demonstrate concepts and solutions, allowing readers to absorb the theory and confidently apply concepts to new scenarios. Suitable for graduate students and professional engineers working in mixed-signal integrated circuit design for high-speed interconnects, and including over 100 end-of-chapter problems to extend learning (with online solutions for instructors), this versatile book will equip readers with an unrivalled understanding of exactly what goes into a modern wireline link – and why.

Editorial Reviews

Review

Select Guide Rating

Book Description

Get up to speed with the fundamentals of CMOS design for wireline communication with this practical introduction to the state-of-the-art.

View on Amazon

电子书代发PDF格式价格30我要求助
未经允许不得转载:Wow! eBook » Mixed-Signal CMOS for Wireline Communication: Transistor-Level and System-Level Design Considerations