SVA: The Power of Assertions in SystemVerilog

SVA: The Power of Assertions in SystemVerilog

by: Cey, Eduard; Dudani, Surrendra; Havlicek, John; Korchemny, Dmitry

Publisher: Springer ( 2014-08-23 )

ISBN-13: 9783319071381

e-ISBN-13: 9783319071398

ISBN-10: 3319071386

Edition: 2

Language: English

资源下载资源下载价格10立即购买